We propose a new Polygonal Field Programmable Gate Array (PFPGA) that consists of many logic blocks interconnected by a generic three-stage three-sided rearrangeable polygonal switching network (PSN). The main component of this PSN consists of a polygonal switch block interconnected by crossbars. In comparing our PSN with a three-stage three-sided clique-based (Xilinx 4000-like FPGAs) (Palczewski; 1992) switching network of the same size and with the same number of switches, we find that the three-stage three-sided clique-based switching network is not rearrangeable. Also, the effects of the rearrangeable structure and the number of terminals on the network switch-efficiency are explored and a proper set of parameters is determined to minimize the number of switches. Moreover, we explore the effect of the PSN structure and granularity of cluster logic blocks on the switch efficiency of PFPGA. Experiments on benchmark circuits show that switches and speed performance are significantly improved. Based on experiment results, we can determine the parameters of PFPGA for the VLSI implementation.
Introduction
Field Programmable Gate Arrays (FPGA's) [1, 2] are now widely used for the implementation of digital circuits and many commercial products. A typical symmetric FPGA, consisting of an array of logic blocks (Ls) that can be connected by general routing resources, is shown in Figure 1 . The routing resources comprise segments of wires and two kinds of blocks, switch blocks (SBs), and connection blocks (CBs). Both the switch and connection blocks contain many programmable switches. The input and output pins of a logic block are connected to its surrounding connection blocks, which in turn are connected to the switch blocks. An arbitrary digital circuit is divided into several parts such that each part is realized by a logic block; then these logic blocks are interconnected by routing resources in an FPGA.
Since the programmable switches usually have high resistance and capacitance and occupy a large area, the number of programmable switches used in an FPGA affects its speed performance, die size, and routability. The time delay along an interconnection path is significant and often exceeds the delay of logic blocks. The routing area of FPGA typically takes from 70 to 90% of the total area [3] . Intuitively, increasing the number of programmable switches of routing network in an FPGA deliver good routability. However, routing network with fewer programmable switches can reduce the impedance of interconnecting paths, and the overall interconnecting speed of the FPGA can thus be improved.
We propose a new Polygonal Field Programmable Gate Array (PFPGA) that consists of many logic blocks interconnect by a three-stage three-sided rearrangeable polygonal switching network. Figure 2 shows a model of polygonal FPGA, which consists of many clusters of logic block and / pins interconnected by a three-stage three-sided polygonal switching network. The polygonal switching network is a three-stage three-sided switching network for connecting inputs of logic-block ( ), outputs of logic-block ( ), and / pins ( ) to interconnect each other. A 3-sided switch network means that we have three disjoint sets ( , , and ) of terminals to be connected. Furthermore, in the 3-stage switching network, the longest connection of terminals is the length passing through 3 switches. Through the arrangement of switches (or interconnects) in various combinations, a terminal in one set can be connected to a terminal in any other set. Assuming that all connections are point-to-point connections, the enumeration of any pair of the above three sets of terminals to be connected is called an assignment, where a terminal of the three sets can appear in at most one pair. An assignment for a network is realizable if there exist in the network disjoint paths connecting every pair of terminals given in the assignment. A 3-sided switching network is rearrangeable [4] [5] [6] [7] [8] if any given assignment is realizable. Since a rearrangeable switching network has better capability to accomplish a given assignment, we focus on the design of a rearrangeable 3-sided switching network for the interconnection of terminals in a PFPGA.
Studies on multistage switching networks are fruitful. Yen and Feng [5] proposed a class of 2log 2 -stage two-sided networks, which are equivalent to Benes networks. All networks in this class are nonblocking and rearrangeable. The onestage one-sided rearrangeable switching networks have been discussed by Mitchell and Wild [6] ; then, the reduction of crosspoints in the one-stage one-sided crosspoint switching network has been investigated by Varma and Chalasani [7] . Gordon and Srikanthan [8] studied another multistage onesided switching network with many 2 × 2 switch elements. Chang et al. and Shyu et al. [9] [10] [11] proposed universal switch blocks that can improve the routability in a Xilinx 4000-like (clique-based) FPGAs routing network. Fan et al. [12] designed and proved a class of optimum Polygonal Switch Block PSB( , ) for all even and ≥ 2. Yen et al. [13] proposed rearrangeable switch network that can improve the routability for a binary fat tree. However, most of the studies are concerned with either the two-sided rearrangeable switching networks or the one-stage one-sided rearrangeable switching networks. As well as, in terms of the number of switches, the one-sided or two-sided switching network is not efficient for interconnecting the three disjoint sets of terminals. Thus, this paper presents a generic three-stage three-sided rearrangeable switching network for Polygonal Field Programmable Gate Array by using Polygonal Switching Blocks (PSBs) [14] [15] [16] and crossbars. We investigate how to use PSBs to construct a rearrangeable 3-sided Polygonal switching network (PSN) and how to minimize the number of switches repaired. We also compare our PSN with a three-stage 3-sided clique-based (Xilinx 4000-like FPGAs) polygonal switching network of the same size and with the same number of switches and derive that the three-stage 3-sided clique-based polygonal switching network is not rearrangeable.
The next section gives a description on our polygonal FPGA model, 3-sided polygonal switching network, and some notations and definitions. In Section 3, we prove that our 3-sided switching polygonal network is rearrangeable, while Section 4 shows how we minimize the number of switches in a rearrangeable PSN. In Section 5, we propose a polygonal field programmable gate array that consists of many logic blocks interconnected by a PSN. Conclusions are reported in Section 6. Figure 2 shows a model of polygonal FPGA, which consists of many clusters of logic block and / pins interconnected by a generic three-sided Polygonal Switching Network. In this study, we investigate the logic block based on a cluster of 4-input look-up tables (LUTs). The reason is that most research has focused on LUT-based logic blocks, and Rose et al. [17] showed that a 4-input LUT is the most area-efficient LUT. The three-sided polygonal switching network consists of connection blocks (CBs) and an -sided polygonal switch block (PSB). Each connection block is connected to one of the sides of the polygonal switch block. All the above blocks contain many programmable switches. The polygonal switching network is a three-stage three-sided switching network for connecting inputs of logic-block, outputs of logic-block, and / pins to interconnect each other. First, the input and output pins of cluster-based logic blocks and / pins are connected to the related connection blocks (CBs), which are then interconnected by a polygonal switch block. That is, the first and third stages consist of CBs, and the second stage is a PSB with sides. In this PFPGA, any two terminals of the three groups in a PFPGA can be connected with fewer than three switches. Thus, the speed performance of a PFPGA can be improved.
Polygonal Field Programmable Gate Array
Since routing area in an FPGA is typically more than the active area, so we investigate how to use PSBs to construct a rearrangeable 3-sided Polygonal Switching Network (PSN) and how to minimize the number of switches repaired in the following section. We also compare our PSN with a threestage 3-sided clique-based polygonal switching network of the same size and with the same number of switches and derive that the three-stage 3-sided clique-based polygonal switching network is not rearrangeable.
Three-Sided Polygonal Switching
Network. The proposed generic three-stage 3-sided polygonal switching network (PSN) can be used to interconnect terminals in pairs of the three disjoint sets ( , , and ). This PSN consists of crossbars (CBs) interconnected by a -side polygonal switch block (PSB). Figure 3 (a) shows an example of PSN, where the first and third stages are composed of 8 CBs; and the second (internal) stage is a PSB with 8 sides.
As shown in Figure 3 (b), each crossbar in a PSN, denoted as CB ( , ) for = 1, 2, . . . , , is an × block architecture, where is the number of external terminals connected to one of the three sets and is the number of internal terminals connected to one side of PSB, ∈ even [12] . We classify connection blocks CB under three groups: CB , CB , and CB , which are used to connect the inputs and outputs of logic-blocks and / pins, respectively. Denote that CB = {CB 1 , CB 2 , . . ., CB }, CB = {CB +1 , CB +2 , . . ., CB + }, CB = {CB + +1 , CB + +2 , . . ., CB + + }, where , , and are the number of CBs in the CB , CB , and CB , respectively. As shown in Figure 2 , the / pins are connected to CB = {CB 1 , CB 2 }, and inputs and outputs of logic-blocks are connected to CB = {CB 5 , CB 6 , CB 7 , CB 8 } and CB = {CB 3 , CB 4 }, respectively. Therefore, a three-sided polygonal switching network should provide = × , = × , and = × external terminals to connect the inputs and outputs of logic-block and / pins, respectively.
We label these external and internal terminals on a CB ( , ) as = { ,1 , ,2 , . . ., , } and = { ,1 , ,2 , . . ., , }, respectively. We represent the external terminals of a CB ( , )
∪ ⋅ ⋅ ⋅ ∪ + (output terminals), and = + +1 ∪ + +2 ∪ ⋅ ⋅ ⋅ ∪ + + (input terminals). Similarly, the internal terminals are denoted as terminal set P = ∪ ∪ and the internal terminal set T = ∪ ∪ in a PSN. Furthermore, the set of , , and have = × , = × , and = × external terminals, respectively. Similarly, the set of P , , and have = × , = × , and = × internal terminals on CB( , ) crossbars. For example, Figure 3 
Any pair of external terminals from two sets of , , and can be connected to each other by using a 3-sided switching network PSN, but no pair external terminals from the same set can be interconnected.
Through the × programmable and electrically noninteracting switches in a crossbar CB ( , ), every external terminal in can be connected to a free internal terminal in without any blocking. For example, if switch SW( , , ,ℎ ) is programmed to be "ON", then connection ( , , ,ℎ ) between an external terminal , and an internal terminal ,ℎ is established, where 1 ≤ ≤ , 1 ≤ ≤ , and 1 ≤ ℎ ≤ . Figure 3 (b) shows a routing example, where ,1 is connected to ,2 by programming SW( ,1 , ,2 ), and this routing solution is illustrated by thick lines. In such a way, an external terminal can be connected to an internal terminal by programming one switch in a CB ( , ).
The polygonal switch block in a PSN, denoted as a PSB( , , , ), is an -side switch block with internal terminals on each side of the block, as shown in Figures 4(a) and 5(a). Label the terminals on the th side of a PSB( , , , ) as = { ,1 , ,2 , . . . , , } for 1 ≤ ≤ . Remember that internal terminals T = ∪ ∪ , where
. If a switch SW( , , , ) exists in PSB( , , , ) and is programmed to be "ON", then a connection between terminals , and , is established, where , and , belong to two different sets of , , and . To form a 3-sided switching network PSN we need CB( , ) crossbars connected to a polygonal switch block PSB( , , , ). Thus, a 3-sided switching network can be completely characterized by five parameters: , , , , and , and denoted as PSN( , , , , ), for ≥ 2, ∈ even, ≥ 1, ≥ 1, ≥ 1, and = + + . For example, Figure 3 (a) shows a PSN with = 2, = 2, = 2, = 2, and = 4.
As shown in Figures 4(a) and 5(a), we will study the 3-sided switching network with two different topologies of polygonal switch blocks in this paper, denoted as PSB ( , , , ) and PSB SU ( , , , ), respectively. Algorithm 1 constructs a clique-based polygonal switch block PSB ( , , , ). As shown in Figure 4 , a PSB ( , , , ) is equivalent to isolated PSB (1, , , ). In Figure 6 we show a 3-sided switching network, PSN ( , , , , ) constructed with a PSB ( , , , ). Algorithm 2 constructs the polygonal switch block PSB SU ( , , , ). As shown in Figure 5 , a PSB SU ( , , , ) is equivalent to /2 isolated PSB SU (2, , , ), ∈ even. A 3-sided switching network PSN SU ( , , , , ) consisting of CB( , ) crossbars connected to a PSB SU ( , , , ) is shown in Figure 7 . Table 1 lists some symbols of 3-sided switching network specified in this paper.
Note that we do not allow any two external terminals from the same set of , , and to be interconnected in a PSN( , , , , ). Similarly, we do not allow any two internal terminals from the same set of , , and to be interconnected in a PSB( , , , ). . from a side in one set of , , and should be connected to any other terminal from the sides in the remaining two sets through switches, a polygonal switch block needs at least ( + + ) switches. Assume that both 3-sided switching networks PSN SU ( , , , , ) and PSN ( , , , , ) have the same size and the same number of switches. We will show that the three-stage 3-sided switching network PSN SU ( , , , , ) with ≥ is rearrangeable and is even [12] , but the PSN ( , , , , ) with = is not rearrangeable.
In a PSN( , , , , ), the connection pair ( , , , ) is a point-to-point connection, where , and , belong to different sets of , , and . An assignment AS = {( , , , )} represents a set of connection pairs to be connected; thus each external terminal appears in at most one pair. A PSN( , , , , ) switching network is rearrangeable if any assignment AS is realizable (routable).
Note that a connection pair ( , , , ) belonging to AS is to be connected by passing through blocks CB − PSB − CB. Given an AS on a PSB( , , , ), each pair of connection is accomplished using terminals from two different sides of , , and ; we can thus classify these connections passing through a PSB(m, , , ) into ( + + ) types of connections. Figure 8 shows the twenty possible types of connections in an eight-side switch block PSB( , 2, 2, 4).
, . . ., , + + , . . ., + , + + ), where , represents the number of type-( , ) connections between and required to be connected through a PSB( , , , ); 0 ≤ , ≤ for 1 ≤ < ≤ . In other words, , is the number of connections {( , , , )} in AS to be connected through the two sides and on a PSB( , , , ), 1 ≤ , ≤ , where and belong to any two different sets of , , and . An RRV ⃗ is said to be realizable (routable) on a PSB( , , , ) if there exist disjoint paths for ⃗ on a PSB( , , , ). Figure 8 shows an RRV ⃗ = ( 1,3 , 1,4 , 1 For example, Figure 9 (a) shows a routing instance with three nets corresponding to the RRV ⃗ = (1 1,3 , 0, 0, 0, 1 1,7 , 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 3,7 , 0, 0, 0, 0, 0), and we try to route this RRV using the two different polygonal switch blocks PSB (2, 2, 2, 4) and PSB SU (2, 2, 2, 4) from Figures 4(a) and 5(b), respectively. As shown in Figures 9(b) and 9(c) , however, there is always one net that cannot be routed on a PSB (2, 2, 2, 4). Thus, this RRV (1 1,3 , 0, 0, 0, 1 1,7 , 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 3,7 , 0, 0, 0, 0, 0) is not routable on a PSB (2, 2, 2, 4) . Instances of the same RRV ⃗ routable on a PSB SU (2, 2, 2, 4) are shown in Figures 10(a) and 10(b) , where the routing solutions are illustrated by thick lines.
Each connection pair ( , , , ) ∈ AS is required to be connected by passing through CB − PSB − CB in a PSN( , , , , ) . Given an AS = {( , , , )}, we want to obtain an RRV ⃗ = ( 1, +1 , 1, +2 , . . . , 1, + + , 2, +1 , . . . , 2, + + , . . . , , +1 , . . . , , + + , . . . , + , + + ) to be realized on a PSB ( , , , ) , where , is the number of the connection pairs ( , , , ) required (1) Let internal terminals
for = 1 to do (4) for = + 1 to do (5) for = 1 to do (6) SW ← SW ∪ {( , , , )}; (7) for = + 1 to + do (8) for = + + 1 to do (9) for = 1 to do (10) SW ← SW ∪ {( , , , )}; . Therefore, we conclude a PSN ( , , , , ) switch network constructed with a PSB ( , ), where = is not rearrangeable. In the following, we prove that a PSN ( , , , , ) with ≤ is not rearrangeable.
Theorem 1. A 3-sided switching network PSN ( , , , , )
is not rearrangeable for ≤ , ∈ even, = + + , ≥ 1, ≥ 1, and ≥ 1.
VLSI Design
Algorithm: Semi-universal PSB SU ( , , , , T, SW). Input: = + + -number of sides of the polygonal switch block; -number of terminals on each side of the polygonal switch block, ∈ even. Output: (T, SW); T = ∪ ∪ : set of terminals; SW: set of switches.
(1) Let internal terminals = 1 ∪ 2 ∪ ⋅ ⋅ ⋅ ∪ , = +1 ∪ +2 ∪ ⋅ ⋅ ⋅ ∪ + and = + +1 ∪ + +2 ∪ ⋅ ⋅ ⋅ ∪ + + , where = { ,1 , ,2 , . . . , , } for 1 ≤ ≤ . (2) SW ← 0; (3) for = 1 to do (4) for = + 1 to do (5) for = 1 to do (6) SW ← SW ∪ {( , , , − +1 )}; (7) for = + 1 to + do (8) for = + + 1 to + + do (9) for = 1 to do (10) SW ← SW ∪ {( , , , − +1 )}; Proof. Observably, if a PSN ( , , , , ) with = is not rearrangeable, then a PSN ( , , , , ) with < is not rearrangeable. Thus, we need to prove that a PSN ( , , , , ) is not rearrangeable.
Arbitrarily select three sides , , and of a PSN ( , , , , ), 1 ≤ ≤ < ≤ + < ≤ , we form an assignment AS = { ( ,1 , ,1 ), ( ,2 , ,2 ) , . . ., ( , −1 , , −1 ), ( , , , ) , ( ,1 , , )} to be connected between the ∈ , ∈ , and ∈ on a PSN ( , , , , ). The RRV for routing AS on a PSB ( , , , ) is ⃗ = (0, . . . , 0, , = 1, 0, . . . , 0, , = − 1, 0, . . . , 0, , = 1, 0, . . . , 0), as shown in Figure 4 (a). Since a PSB ( , , , ) is equivalent to isolated PSB (1, , , )'s, the first , = ( − 1) can be realizable on ( − 1) isolated PSB (1, , , )'s, as shown in Figure 4(b) . But, we cannot find enough disjoint paths to simultaneously realize an , = 1 and an , = 1 on the last PSB (1, , , ) , as shown in Figure 4(b) . Thus, this AS cannot be realizable on a PSN ( , , , , ), because this RRV ⃗ contains at least one connection that cannot be routed on a PSB ( , , , ). Therefore, the PSN ( , , , , ) is not rearrangeable.
In the following, we will explore the properties of the semiuniversal and polygonal switch block PSB SU ( , , , ) and show a PSN SU ( , , , , ) switching network constructed with semiuniversal PSB SU ( , , , ), where ≥ is rearrangeable.
Semiuniversal and Polygonal Switch Blocks. Chang et al.
and Shyu et al. [9] [10] [11] proposed a universal polygonal switch block PSB ( , ) to improve the routability in a Field Programmable Gate Array routing network. Fan et al. [12] designed and proved a class of optimum PSB( , ) for all even and ≥ 2. A PSB ( , ) is an -sided switch block with terminals on each side of the block; and a terminal from one side of PSB ( , ) can be interconnected to another terminal in the remaining sides. A polygonal switch block PSB( , ) is said to be universal [9] [10] [11] if any RRV ⃗ = ( 1,2 , 1,3 , . . ., 1, , 2,3 , . . . , 2, , . . . , 2, , . . . , −1, ) satisfying the following set of inequalities can be realizable on a PSB( , ), for ∈ even:
. . .
where 0 ≤ , ≤ for 1 ≤ , ≤ , and
Note that the number of connections interconnecting through each side of PSB( , ) cannot exceed ; this dimensional constraint [9] [10] [11] is characterized by the preceding inequalities, one for each side.
Label the terminals on the th side of a PSB( , ) as = { ,1 , ,2 , . . . , , } for 1 ≤ ≤ . A generic universal switch block has been proposed by Shyu et al. [11] . As shown in Algorithm 3, the algorithm can be used to construct anside universal switch block PSB ( , ) with terminals on each side. That is to say, any RRV ⃗ satisfying the dimension constraint (i.e., the number of connections on each side of a PSB( , ) is at most ) is realizable on a PSB ( , ), for ≥ 2 and ∈ even [12] . For example, Figure 13 (b) shows a universal PSB (2, 6) .
Since a semiuniversal PSB SU ( , , , ) in a PSN SU ( , , , , ) does not allow any two internal terminals in the same set of , , and to be interconnected, where
∪ ⋅ ⋅ ⋅ ∪ + , and = + +1 ∪ + +2 ∪ ⋅ ⋅ ⋅ ∪ + + , we have to modify Algorithm 3 to construct our PSB SU ( , , , ). Algorithm 2 removes the switches SW ( , , , ) , where , and , belong to the same set of , , and from PSB ( , ), = + + . For example, Figure 13 (a) shows a semiuniversal switch block PSB SU (2, 2, 2, 4), which is equal to a universal PSB (2, 8) in Figure 13 (b) minus some prohibited switches in Figure 13 (c). That is to say, a semiuniversal switch block PSB SU ( , , , ) contains a partial topology of the universal switch block PSB ( , ).
In the following, we redefine the properties of the semiuniversal and polygonal switch block PSB SU ( , , , ). A polygonal switch block PSB( , , , ) is said to be Semiuniversal (SU) if any RRV ⃗ = ( 1, +1 , 1, +2 ,  . . . , 1, , 2, +1 , . . . , 2, , . . . , , + +1 , . . . , , , . . . , + , ) satisfying the following set of inequalities is realizable on a PSB( , , , ):
where 0 ≤ , = , ≤ , ∈ even, = + + for 1 ≤ , ≤ , and and belong to two different sets of , , and .
Note that the number of connections interconnecting through each side of PSB( , , , ) cannot exceed ; this dimensional constraint is characterized by the preceding inequalities, one for each side. Thus, the PSB SU ( , , , ) constructed by Algorithm 2 is semiuniversal. Also, any RRV ⃗ satisfying the dimension constraint is simultaneously realizable on a PSB SU ( , , , ).
Rearrangeable 3-Sided Switching Networks
Since the programmable switches usually have high resistance and capacitance and occupy a large area, a rearrangeable 3-sided switching network PSN has routability and area efficiency. A 3-sided switching network PSN SU ( , , , , ) can be constructed with CB( , ) crossbars and a semiuniversal PSB SU ( , , , ). Based on the semiuniversality of a PSB SU ( , , , ) and the properties of a crossbar CB( , ), we proceed to prove that the constructed PSN SU ( , , , , ) is rearrangeable.
Theorem 2. A 3-sided switching network PSN SU ( , , , ,
) is rearrangeable if and only if ≥ , ∈ even, = + + , ≥ 1, ≥ 1, and ≥ 1.
Proof. Observably, if a PSN SU ( , , , , ) with = is rearrangeable, then a PSN SU ( , , , , ) with ≥ is rearrangeable. Thus, we need to prove that a PSN SU ( , , , , ) is rearrangeable, ∈ even. A PSN SU ( , , , , ) is used to connect the external terminals of , , and to each other. Let
∪⋅ ⋅ ⋅∪ + (output terminals), and = + +1 ∪ + +2 ∪ ⋅ ⋅ ⋅ ∪ + + (input terminals), where = { ,1 , ,2 , . . . , , } on a CB ( , ), 1 ≤ ≤ . The connection pair ( , , , ) is a point-to-point connection, where , and , belong to different sets of , , and . An assignment AS = {( , , , )} represents a set of connection pairs to be connected; thus each external terminal appears in at most one pair. The PSN SU ( , , , , ) is rearrangeable if any assignment AS is realizable.
Algorithm: Universal switch block PSB ( , , T, SW).
Input: = + + -number of sides of the polygonal switch block; -number of terminals on each side of the polygonal switch block, ∈ even. Output: (T, SW); T: set of terminals; SW: set of switches.
(1) T ← , , ∀ = 1, 2, . . . , , ∀ = 1, 2, . . . , ; (2) SW ← 0; (3) for = 1 to − 1 do (4) for = + 1 to do (5) for = 1 to do (6) SW ← SW ∪ {( , , , − +1 )}; (7) Return (T, SW) Algorithm 3: Algorithm for constructing an -sided universal switch block of size .
(If) Any assignment AS = {( , , , )} can be connected on PSN SU ( , , , , ), since each connection pair ( , , , ) ∈ AS is required to be connected by passing CB -PSB-CB , we can obtain that this kind of RRV ⃗ = ( 1, +1 , 1, +2 , . . ., 1, + + , 2, +1 , . . ., 2, + + , . . ., , +1 , . . ., , + + , . . ., + , + + ) for any given AS to be realized on a PSN SU ( , , , ) , where , represents the number of type-( , ) connections between and . Furthermore, this RRV ⃗ satisfying the dimension constraint is realizable on a semiuniversal PSB SU ( , , , ), due to the number of connection pairs in AS interconnecting through each side of PSB SU ( , , , ) does not exceed . Therefore, for each ( , , , ) ∈ AS, we can find a connection path ( , , , − +1 ) between and after the RRV ⃗ has been realized on a PSB SU ( , , , ), where 1 ≤ ≤ . Then the connection ( , , , ) is realizable by programmed three switches, one switch SW( , , , − +1 ) in the PSB SU ( , , , ) and two other switches SW( , , , ) and SW( , , , − +1 ) in the CB ( , ) and CB ( , ), respectively. Therefore, any given assignment AS for a PSN SU ( , , , , ) is realizable, because there exist in the PSN SU ( , , , , ) disjoint paths connecting all the pairs of terminals given in the assignment AS. Thus, a PSN SU ( , , , , ) switching networks with ≥ is rearrangeable.
(Only if) If in a PSN SU ( , , , , ) with < , we have an assignment AS = { ( ,1 , ,1 ), ( ,2 , ,2 ) , . . ., ( , , , )} to be connected between the and on a PSN SU ( , , , , ), where and belong to different sets of , , and , since each connection pair ( , , , ) ∈ AS is connected by passing blocks CB -PSB-CB . In each CB ( , ), we cannot find enough disjoint paths to connect all the external terminals in to all the internal terminals in , which in turn are connected to the th side of a PSB SU ( , , , ), due to < . Thus, this AS is not realizable on a PSN SU ( , , , , ) with < .
Minimize the Number of Switches
We have shown a rearrangeable 3-sided switching network PSN SU ( , , , , ) in the above section. Now, we start to explore the effect of the parameters , s , , and in a  PSN SU ( , , , , ) on the switch-efficiency, and we try to find proper , , , and values to minimize the number of switches needed in a rearrangeable PSN SU ( , , , , ) to interconnect terminal pairs from the three sets of , , and . We assume that the set of , , and have = × , = × , and = × external terminals, respectively. Since the number of switches in CB( , ) crossbars is equal to 2 = ( + + ) 2 and the number of switches in a polygonal switch block PSB SU ( , , , ) is equal to ( + + ), we denote the number of switches in a PSN SU ( , , , , ) as SW SU ( , , , , ) . By summing the number of switches in all the above blocks, we have SW SU ( , , , , ) = ( + + ) 
Let SW/ = 0 and solve for , since , , and are constant, we have SW SU ( , , , , ) = ( + + )
which implies 
From (8), we have that a PSN SU ( , , , , ) with = √( + + )/( + + ) contains the number of switches to a minimum. Given a PSN SU ( , , , , ) interconnecting terminals pairs from , , and , where the set of , , and have , , and external terminals, respectively. Tables 2 and  3 show the number of switches needed in rearrangeable PSN SU ( , , , , ) each of which varies with . In Table 2 , the rearrangeable switching network PSN SU (8, 8, 8, 4, 16 ) with = 8 (from (8)) is the best choice for interconnecting terminals pairs from the three terminal sets in terms of the number of switches. Furthermore, in Table 3 , the rearrangeable switching network PSN SU (12, 12, 12, 8, 16 ) with = 11.7 (from (8) ) is the best choice for interconnecting terminals pairs from the three terminal sets. Figure 2 shows a model of polygonal FPGA (PFPGA), which consists of many clusters of logic block and / pins interconnected by a three-sided polygonal switching network. In this study, we investigate the logic block based on a cluster of 4-input look-up tables (LUTs). The three-sided polygonal switching network consists of connection blocks (CBs) and an -sided polygonal switch block (PSB). Each connection block is connected to one of the sides of the polygonal switch block. All the above blocks contain many programmable switches. The polygonal switching network is a three-stage three-sided switching network [4] for connecting inputs of logic-block, outputs of logic-block, and / pins to interconnect each other. First, the input and output pins of clusterbased logic blocks and / pins are connected to the related connection blocks (CBs), which are then interconnected by a three-sided polygonal switch block (PSB). That is, the first and third stages consist of CBs and the second stage is a PSB with sides. In this PFPGA, any two terminals of the three groups in a PFPGA can be connected with fewer than three switches. Thus, the speed performance of a PFPGA can be improved. Figure 14 shows that the basic logic block (BLB) [18] of our PFPGA has = 5 inputs and 1 output excluding the "global clock". A BLB consists of a 4-input LUT and a register, and the BLB output can be either the registered or unregistered version of the LUT output. A BLB contains configurable digital circuits that can be used to implement different logic functions. As shown in Figure 15 , the complete cluster-based logic block (CLB) is comprised of BLB, denoted as CLB( ). A CLB( ) has inputs and outputs. Let = on a CB( , ); then inputs of a CLB( ) are connected to one CB( , ) of CB , and outputs of CLB( )'s connected to one CB( , ) of CB . Let be the total number of BLB's in a PFPGA with / pins, as shown in Figure 2 . We can obtain the following three parameters , , and for a PFPGA:
Polygonal FPGA
The key factors to the PFPGA switch-efficiency and speed-efficiency are the structure of its switching network PSN SU ( , , , , ) structure and the granularity of its cluster-based logic blocks CLB( ). That is to say, the parameters and in a PFPGA affect its speed performance, die size, and routability.
Cluster-based logic blocks have two other advantages over single BLB logic blocks. First, in an FPGA composed of logic clusters, many nets will be completely contained within a logic cluster. If these nets are routed using multiplexers within a cluster, the delay of these multiplexers is less than that of the main FPGA. Secondly, clustering BLB's into one logic cluster will greatly reduce the placement time by a factor of , which is of increasing concern in today's large FPGA's.
Number of Switches in a
SU . Let be the total number of BLB's in a PFPGA with / pins, and a BLB has inputs and 1 output. The complete cluster-based logic block (CLB) is composed of BLB's, denoted as CLB( ). The number of switches in polygonal switching network PSN SU ( , , , , ) is obtained as follows.
Because we have the following facts:
(i) the number of switches in CB( , )'s is equal to × × ,
(ii) the number of switches in a PSN SU ( , , , ) is equal to ( + + ), where = , = ⌈ / ⌉, = ⌈ / ⌉, = ⌈ / ⌉, and = + + , and , and are constants.
Denote the number of switches in a PSN SU ( , , , , ) as SW SU ( , , , , ) . By summing the number of switches in all the above blocks, we have
From (10), SW SU ( , , , , ) is determined by the and values. In the following section, we will find proper values and to minimize the number of switches needed in a polygonal switching network through experiments.
Experimental Results.
To explore the effects of and values of a polygonal switching network on the switchefficiency in a PFPGA with BLB's and / pins, we have implemented a maze router [19] [20] [21] in C language and executed the codes on an IBM System M3. We examine the effect of two parameters, and , on the switch performance using the CGE [1] and SEGA [22] benchmark circuits.
By routing different cluster size of logic blocks, the switch performance of a three-sided polygonal switching network was evaluated. From the results of a CLB(5), as listed in Table 4 , we first determine the minimum number of tracks required to complete the 100% routing of each circuit, using three-sided polygonal switching networks PSN SU ( , , , , ). Then we can find the SW SU ( , , , , ) value by substituting the values of , , , , and into (10) . Figure 16 shows that the numbers of programmable switches SW SU ( , , , , ) used in the 14 benchmarks vary with CLB( ), where = 1, 2, . . . , 12. Experimental results demonstrate that the switches number used in PSN SU is minimum for a PFPGA with CLB(5) (for CGE) and CLB(3) (for SEGA), respectively. We assume that the available pin count of a PFPGA is = 84 and the number of BLB is about 208. Therefore, our PFPGA consists of 52 CLB (5) switching network SW SU ( = 20, = 25, = 52, = 11, = 5).
VLSI Chip Implementation of the PFPGA.
The chip layout of our PFPGA using a 0.18 m CMOS technology is shown in Figure 17 . The polygonal switching network area of a PFPGA is 1255 m × 1350 m. And the total area of this PFPGA is 1550 m × 1600 m. So we can calculate the ratio of routing area to total area to be 68.81%. Since routing area typically takes 70-90 percent of the total chip area in general FPGA [3] . So we conclude that the polygonal FPGA gets more area utilization. In our proposed PFPGA architecture, we provide a threestage routing resources concept. The first and third stages of routing are the connection blocks in two CLBs, which can meet local signal routing requirements. And the second layer of routing is the polygonal switch block, which is used to connect any output signal of a CLB to any input signal of a CLB. Thus, the longest distance in our PFPGA is only three stages. The maximum point-to-point of PSN SU delay is 13 ns. So we conclude that the architecture of PFPGA has better speed improvement. As mentioned above, this chip architecture uses less number of programmable switches and the speed performance of a PFPGA can be achieved. Thus, it is very suitable for VLSI implementation.
Conclusions
This paper first proposed a generic three-stage and rearrangeable three-sided switching network PSN SU ( , , , , ) used in the PFPGA for all even . The PSN consists of CB( , ) crossbars interconnected by a semiuniversal polygonal switch block PSB SU ( , , , ) with sides. We not only provide the designers with a rearrangeable PSN SU ( , , , , ) with ≥ for connecting terminal pairs from three disjoint terminal sets to each other but also determinate the important parameter to minimize the number of switches needed in that network. We also propose a PFPGA that consists of many logic blocks interconnected by a PSN SU . We investigate the effect of the PSN SU structure and the granularity of its interconnecting cluster-based logic blocks on the switch-efficiency and speedefficiency performance. Experimental results demonstrate that the switch-efficiency and speed-efficiency are improved so it holds promise as a practical PFPGA with polygonal switching network.
